from github to this gitea
This commit is contained in:
11
SR latch.md
Normal file
11
SR latch.md
Normal file
@@ -0,0 +1,11 @@
|
||||
up:: [[Logique séquentielle]]
|
||||
title:: "Set-Reset memory"
|
||||
#science #maths/logique
|
||||
|
||||
S and R should really be swapped in the name, since R comes first in the schematics. It should be named the R-S latch.
|
||||
|
||||
- [!] The initial state is quite random (depends on which [[NOR gate]] goes high first). It is preferable to set it to a known stat before using this latch.
|
||||
|
||||
description :: ![[SR-latch 2022-11-17 22.08.51.excalidraw]]
|
||||
|
||||
schematics::![[SR-latch 2022-11-17 22.19.44.excalidraw]]
|
Reference in New Issue
Block a user